FEATURES
Complete 12-Bit ADC with Reference and Clock
Fast Conversion: $3 \mu \mathrm{~s}$ Max
Buried Zener Reference for Long-Term Stability and Low Gain TC: $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Max (AD578)
$\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \operatorname{Max}(A D 579)$
Max Nonlinearity: $< \pm 0.012 \%$
No Missing Codes over Temperature
Low Power: 555 mW (AD578); 775 mW (AD579)
Available to MIL-STD-883
Positive-True Parallel or Serial Logic Outputs
Short Cycle Capability
Precision 10 V Reference for External Applications
Adjustable Internal Clock
Z Models for $\pm 12$ V Supplies

## GENERAL DESCRIPTION

The AD578 and AD579 are high speed 12-bit and 10-bit successive approximation ADCs that include an internal clock, reference, and comparator. Their hybrid design utilizes MSI digital and linear ICs in conjunction with a 12 -bit or 10 -bit monolithic, monotonic DAC to provide superior performance and versatility with IC size, price, and reliability.
Important performance characteristics of the AD 578 include $\pm 1 / 2 \mathrm{LSB}_{12}$ linearity error maximum at $+25^{\circ} \mathrm{C}$, maximum gain temperature coefficient of $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, and maximum conversion time of $3 \mu \mathrm{~s}$ at a typical power dissipation of 555 mW . The 10 -bit AD579 provides $\pm 1 / 2 \mathrm{LSB}_{10}$ maximum linearity error at $1.8 \mu \mathrm{~s}$ maximum and 775 mW typical $\mathrm{P}_{\mathrm{D}}$.
Both the AD 578 and AD 579 include scaling resistors that provide analog input signal ranges of $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$, and 0 V to +10 V . Both are contained in 32-lead ceramic side-brazed DIP packages and are available with MIL-STD-883 Class B processing.
The serial output function is no longer supported on this product after date code 9623 .

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Both the AD578 and AD579 are complete ADCs. No external components are required to perform a conversion.
2. The fast conversion rates- $3 \mu \mathrm{~s}$ for the AD578 and $1.8 \mu \mathrm{~s}$ for the AD579-make them ideal candidates for high speed data acquisition systems requiring high throughput.
3. The internal buried Zener reference is laser trimmed to high initial accuracy and low TC and is available externally.
4. Precision thin-film scaling resistors on the DAC provide for excellent thermal tracking.
5. Short cycle and external clock capabilities are provided for applications requiring faster conversion speeds and/or lower resolution.

[^0]

| Parameter | AD578J | AD578K | AD578L |
| :---: | :---: | :---: | :---: |
| RESOLUTION | 12 Bits | 12 Bits | 12 Bits |
| ```ANALOG INPUTS Voltage Ranges Bipolar Unipolar Input Impedance 0 V to \(+10 \mathrm{~V}, \pm 5 \mathrm{~V}\) \(\pm 10 \mathrm{~V}, 0 \mathrm{~V}\) to +20 V``` | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega \\ & 10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega \\ & 10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega \\ & 10 \mathrm{k} \Omega \end{aligned}$ |
| DIGITAL INPUTS Convert Command ${ }^{1}$ Clock Input | 1 LSTTL Load <br> 1 LSTTL Load | 1 LSTTL Load <br> 1 LSTTL Load | 1 LSTTL Load <br> 1 LSTTL Load |
| TRANSFER CHARACTERISTICS <br> Gain Error ${ }^{2,3}$ <br> Unipolar Offset ${ }^{3}$ <br> Bipolar Error ${ }^{3,4}$ <br> Linearity Error, $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB } \end{aligned}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB } \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB } \end{aligned}$ |
| DIFFERENTIAL LINEARITY ERROR <br> (Minimum resolution for which no missing codes are guaranteed) $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & 12 \text { Bits } \\ & 12 \text { Bits } \end{aligned}$ | 12 Bits <br> 12 Bits | $\begin{aligned} & 12 \text { Bits } \\ & 12 \text { Bits } \end{aligned}$ |
| $\begin{aligned} & \text { POWER SUPPLY SENSITIVITY } \\ & +15 \mathrm{~V} \pm 10 \% \\ & -15 \mathrm{~V} \pm 10 \% \\ & +5 \mathrm{~V} \pm 10 \% \end{aligned}$ | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ |
| TEMPERATURE COEFFICIENTS <br> Gain <br> Unipolar Offset <br> Bipolar Offset <br> Differential Linearity | $\begin{aligned} & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \end{aligned}$ | $\begin{aligned} & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \hline \end{aligned}$ |
| CONVERSION TIME ${ }^{5,6,7}$ (max) | 6.0 ¢ | $4.5 \mu \mathrm{~s}$ | $3 \mu \mathrm{~s}$ |
| PARALLEL OUTPUTS <br> Unipolar Code <br> Bipolar Code <br> Output Drive | Binary <br> Offset Binary/Twos Complement <br> 2 LSTTL Loads | Binary <br> Offset Binary/Twos Complement <br> 2 LSTTL Loads | Binary <br> Offset Binary/Twos Complement <br> 2 LSTTL Loads |
| SERIAL OUTPUTS (NRZ FORMAT) <br> Unipolar Code <br> Bipolar Code <br> Output Drive | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads |
| END OF CONVERSION (EOC) <br> Output Drive | Logic 1 During Conversion 8 LSTTL Loads | Logic 1 During Conversion 8 LSTTL Loads | Logic 1 During Conversion 8 LSTTL Loads |
| INTERNAL CLOCK ${ }^{7}$ Output Drive | 2 LSTTL Loads | 2 LSTTL Loads | 2 LSTTL Loads |
| INTERNAL REFERENCE <br> Voltage <br> Drift External Current | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \\ & \pm 12 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 1 \mathrm{~mA} \max \end{aligned}$ | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \\ & \pm 12 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 1 \mathrm{~mA} \max \end{aligned}$ | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \\ & \pm 12 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 1 \mathrm{~mA} \max \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS <br> Range for Rated Accuracy <br> Supply Current +15 V <br>  -15 V <br>  +5 V <br> Power Dissipation | $\begin{aligned} & +4.75 \text { to }+5.25 \text { and } \pm 13.5 \text { to } \pm 16.5 \\ & 5 \mathrm{~mA} \text { typ, } 8 \mathrm{~mA} \max \\ & 22 \mathrm{~mA} \text { typ, } 35 \mathrm{~mA} \max \\ & 30 \mathrm{~mA} \text { typ, } 40 \mathrm{~mA} \max \\ & 555 \mathrm{~mW} \text { typ } \end{aligned}$ | $\begin{aligned} & +4.75 \text { to }+5.25 \text { and } \pm 13.5 \text { to } \pm 16.5 \\ & 5 \mathrm{~mA} \text { typ, } 8 \mathrm{~mA} \max \\ & 22 \mathrm{~mA} \text { typ, } 35 \mathrm{~mA} \max \\ & 30 \mathrm{~mA} \text { typ, } 40 \mathrm{~mA} \max \\ & 555 \mathrm{~mW} \text { typ } \end{aligned}$ | $\begin{aligned} & +4.75 \text { to }+5.25 \text { and } \pm 13.5 \text { to } \pm 16.5 \\ & 5 \mathrm{~mA} \text { typ, } 8 \mathrm{~mA} \max \\ & 22 \mathrm{~mA} \text { typ, } 35 \mathrm{~mA} \max \\ & 30 \mathrm{~mA} \text { typ, } 40 \mathrm{~mA} \max \\ & 555 \mathrm{~mW} \text { typ } \\ & \hline \end{aligned}$ |
| TEMPERATURE RANGE <br> Operating Storage | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ |

See Page 3 for notes.

| Parameter | AD578SD ${ }^{9}$ | AD578TD ${ }^{9}$ |
| :---: | :---: | :---: |
| RESOLUTION | 12 Bits | 12 Bits |
| ```ANALOG INPUTS Voltage Ranges Bipolar Unipolar Input Impedance 0 V to \(+10 \mathrm{~V}, \pm 5 \mathrm{~V}\) \(\pm 10 \mathrm{~V}, 0 \mathrm{~V}\) to +20 V``` | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega \\ & 10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega \\ & 10 \mathrm{k} \Omega \end{aligned}$ |
| DIGITAL INPUTS Convert Command ${ }^{1}$ Clock Input | 1 LSTTL Load <br> 1 LSTTL Load | 1 LSTTL Load <br> 1 LSTTL Load |
| TRANSFER CHARACTERISTICS <br> Gain Error ${ }^{2,3}$ <br> Unipolar Offset ${ }^{3}$ <br> Bipolar Error ${ }^{3,4}$ <br> Linearity Error, $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB max } \end{aligned}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB max } \end{aligned}$ |
| DIFFERENTIAL LINEARITY ERROR <br> (Minimum resolution for which no missing codes are guaranteed) $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & 12 \text { Bits } \\ & 12 \text { Bits } \end{aligned}$ | $\begin{aligned} & 12 \text { Bits } \\ & 12 \text { Bits } \end{aligned}$ |
| $\begin{aligned} & \text { POWER SUPPLY SENSITIVITY } \\ & +15 \mathrm{~V} \pm 10 \% \\ & -15 \mathrm{~V} \pm 10 \% \\ & +5 \mathrm{~V} \pm 10 \% \\ & \hline \end{aligned}$ | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\text {S }} \max$ |
| TEMPERATURE COEFFICIENTS <br> Gain <br> Unipolar Offset <br> Bipolar Offset <br> Differential Linearity | $\begin{aligned} & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \end{aligned}$ |
| CONVERSION TIME ${ }^{5,6,7}$ (max) | 6.0 ¢ | $4.5 \mu \mathrm{~s}$ |
| PARALLEL OUTPUTS <br> Unipolar Code <br> Bipolar Code Output Drive | Binary <br> Offset Binary/Twos Complement <br> 2 LSTTL Loads | Binary <br> Offset Binary/Twos Complement <br> 2 LSTTL Loads |
| SERIAL OUTPUTS (NRZ FORMAT) <br> Unipolar Code <br> Bipolar Code <br> Output Drive | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads |
| END OF CONVERSION (EOC) <br> Output Drive | Logic 1 During Conversion 8 LSTTL Loads | Logic 1 During Conversion 8 LSTTL Loads |
| INTERNAL CLOCK ${ }^{7}$ Output Drive | 2 LSTTL Loads | 2 LSTTL Loads |
| INTERNAL REFERENCE <br> Voltage <br> Drift <br> External Current | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \\ & \pm 12 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 1 \mathrm{~mA} \max \end{aligned}$ | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \\ & \pm 12 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 1 \mathrm{~mA} \max \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS ${ }^{8}$ <br> Range for Rated Accuracy <br> Supply Current +15 V <br> $-15 \mathrm{~V}$ <br> $+5 \mathrm{~V}$ <br> Power Dissipation | +4.75 to +5.25 and $\pm 13.5$ to $\pm 16.5$ <br> 5 mA typ, 8 mA max <br> 22 mA typ, $35 \mathrm{~mA} \max$ <br> 30 mA typ, 40 mA max <br> 555 mW typ | +4.75 to +5.25 and $\pm 13.5$ to $\pm 16.5$ <br> 5 mA typ, 8 mA max <br> 22 mA typ, 35 mA max <br> 30 mA typ, 40 mA max <br> 555 mW typ |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ |

## NOTES

${ }^{1}$ Positive pulse 200 ns wide (min) leading edge ( 0 to 1 ) resets outputs. Trailing edge initiates conversion.
${ }^{2}$ With $50 \Omega, 1 \%$ fixed resistor in place of gain adjust potentiometer.
${ }^{3}$ Adjustable to 0 .
${ }^{4}$ With $50 \Omega, 1 \%$ resistor between REF OUT and BIPOLAR OFFSET (Pins 24 and 26).
${ }^{5}$ Conversion time is defined as the time between the falling edge of convert start and the falling edge of the EOC.
${ }^{6}$ Each grade is specified at the conversion speed shown.
${ }^{7}$ Externally adjustable by a resistor or capacitor (see Figure 6).
${ }^{8}$ For Z models, order AD578ZJ, AD578ZK, or AD578ZL ( $\pm 11.6 \mathrm{~V}$ to $\pm 16.5 \mathrm{~V}$ ).
${ }^{9}$ Available to MIL-STD-883, Level B. See ADI Military Products Databook for detailed specifications.
Specifications subject to change without notice.

| Parameter | AD579JN | AD579KN |
| :---: | :---: | :---: |
| RESOLUTION | 10 Bits | 10 Bits |
| ANALOG INPUTS <br> Voltage Ranges Bipolar Unipolar Input Impedance 0 V to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ $\pm 10 \mathrm{~V}, 0 \mathrm{~V}$ to +20 V | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega( \pm 20 \%) \\ & 10 \mathrm{k} \Omega( \pm 20 \%) \end{aligned}$ | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega( \pm 20 \%) \\ & 10 \mathrm{k} \Omega( \pm 20 \%) \end{aligned}$ |
| DIGITAL INPUTS Convert Command ${ }^{1}$ Clock Input | 1 LSTTL Load 1 LSTTL Load | 1 LSTTL Load <br> 1 LSTTL Load |
| TRANSFER CHARACTERISTICS <br> Gain Error ${ }^{2,3}$ <br> Unipolar Offset ${ }^{3}$ <br> Bipolar Error ${ }^{3,4}$ <br> Linearity Error, $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB } \end{aligned}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB } \end{aligned}$ |
| ```DIFFERENTIAL LINEARITY ERROR (Minimum resolution for which no missing codes are guaranteed) \(25^{\circ} \mathrm{C}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)``` | $\begin{aligned} & 10 \text { Bits } \\ & 10 \text { Bits } \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \text { Bits } \\ & 10 \text { Bits } \\ & \hline \end{aligned}$ |
| ```POWER SUPPLY SENSITIVITY \(+15 \mathrm{~V} \pm 10 \%\) \(-15 \mathrm{~V} \pm 10 \%\) \(+5 \mathrm{~V} \pm 10 \%\) Z Versions \(+12 \mathrm{~V} \pm 5 \%\) \(-12 \mathrm{~V} \pm 5 \%\)``` | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.001 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.007 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.007 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.001 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.007 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max <br> $0.007 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ |
| TEMPERATURE COEFFICIENTS Gain <br> Unipolar Offset <br> Bipolar Offset <br> Differential Linearity | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max <br> $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max <br> $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max <br> $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ | $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max <br> $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max <br> $\pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max <br> $\pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ |
| $\begin{aligned} & \text { CONVERSION TIME }{ }^{5,6} \text { (max) } \\ & \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{aligned}$ | $\begin{aligned} & 2.2 \mu \mathrm{~s} \\ & 2.4 \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & 1.8 \mu \mathrm{~s} \\ & 2.0 \mu \mathrm{~s} \end{aligned}$ |
| PARALLEL OUTPUTS <br> Unipolar Code Bipolar Code Output Drive | Binary <br> Offset Binary/Twos Complement 2 LSTTL Loads | Binary <br> Offset Binary/Twos Complement 2 LSTTL Loads |
| SERIAL OUTPUTS (NRZ FORMAT) <br> Unipolar Code <br> Bipolar Code <br> Output Drive | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads |
| END OF CONVERSION (EOC) Output Drive | Logic 1 During Conversion 8 LSTTL Loads | Logic 1 During Conversion 8 LSTTL Loads |
| $\begin{aligned} & \hline \text { INTERNAL CLOCK }{ }^{7} \\ & \text { Output Drive } \\ & \hline \end{aligned}$ | 2 LSTTL Loads | 2 LSTTL Loads |
| INTERNAL REFERENCE <br> Voltage <br> Temperature Coefficient <br> External Current | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \text { typ } \\ & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \pm 1 \mathrm{~mA} \text { ax } \end{aligned}$ | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \text { typ } \\ & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \pm 1 \mathrm{~mA} \text { max } \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS <br> Range for Rated Accuracy Z Models ${ }^{8}$ <br> Supply Current +15 V <br> -15 V <br> $+5 \mathrm{~V}$ <br> Power Dissipation | $\begin{aligned} & +4.75 \text { to }+5.25 \text { and } \pm 13.5 \text { to } \pm 16.5 \\ & +4.55 \mathrm{to}+5.25 \mathrm{and} \pm 11.4 \text { to } \pm 16.5 \\ & 5 \mathrm{~mA} \text { typ, } 8 \mathrm{~mA} \text { max } \\ & 22 \mathrm{~mA} \text { typ, } 35 \mathrm{~mA} \max \\ & 100 \mathrm{~mA} \text { typ, } 150 \mathrm{~mA} \text { max } \\ & 775 \mathrm{~mW} \text { typ } \end{aligned}$ | $\begin{aligned} & +4.75 \text { to }+5.25 \text { and } \pm 13.5 \text { to } \pm 16.5 \\ & +4.55 \text { to }+5.25 \text { and } \pm 11.4 \text { to } \pm 16.5 \\ & 5 \mathrm{~mA} \text { typ, } 8 \mathrm{~mA} \max \\ & 22 \mathrm{~mA} \text { typ, } 35 \mathrm{~mA} \max \\ & 100 \mathrm{~mA} \text { typ, } 150 \mathrm{~mA} \max \\ & 775 \mathrm{~mW} \text { typ } \end{aligned}$ |
| TEMPERATURE RANGE <br> Operating Storage | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & { }_{-65^{\circ}} \mathrm{C} \text { to }+150^{\circ} \mathrm{Cl} \end{aligned}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ |

## NOTES

${ }^{1}$ Positive pulse 200 ns wide ( min ) leading edge ( 0 to 1 ) resets outputs. Trailing edge initiates conversion.
${ }^{2}$ With $50 \Omega, 1 \%$ fixed resistor in place of gain adjust potentiometer.
${ }^{3}$ Adjustable to zero.
${ }^{4}$ With $50 \Omega, 1 \%$ resistor between REF OUT and BIPOLAR OFFSET (Pins 24 and 26).
${ }^{5}$ Conversion time is defined as the time between the falling edge of convert start and the falling edge of the EOC.
(Continued on page 5)

| Parameter | AD579TD ${ }^{9}$ |
| :---: | :---: |
| RESOLUTION | 10 Bits |
| ```ANALOG INPUTS Voltage Ranges Bipolar Unipolar Input Impedance 0 V to \(+10 \mathrm{~V}, \pm 5 \mathrm{~V}\) \(\pm 10 \mathrm{~V}, 0 \mathrm{~V}\) to +20 V``` | $\begin{aligned} & \pm 5.0 \mathrm{~V}, \pm 10 \mathrm{~V} \\ & 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \\ & 5 \mathrm{k} \Omega( \pm 20 \%) \\ & 10 \mathrm{k} \Omega( \pm 20 \%) \\ & \hline \end{aligned}$ |
| DIGITAL INPUTS <br> Convert Command ${ }^{1}$ Clock Input | 1 LSTTL Load <br> 1 LSTTL Load |
| TRANSFER CHARACTERISTICS <br> Gain Error ${ }^{2,3}$ <br> Unipolar Offset ${ }^{3}$ <br> Bipolar Error ${ }^{3,4}$ <br> Linearity Error, $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 0.1 \% \text { FSR, } \pm 0.25 \% \text { FSR max } \\ & \pm 1 / 2 \text { LSB max } \\ & \pm 3 / 4 \text { LSB } \end{aligned}$ |
| DIFFERENTIAL LINEARITY ERROR <br> (Minimum resolution for which no missing codes are guaranteed) $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & 10 \text { Bits } \\ & 10 \text { Bits } \end{aligned}$ |
| ```POWER SUPPLY SENSITIVITY +15 V \pm 10% -15 V }\pm10 +5 V \pm 10% Z Versions +12V \pm 5% -12V }\pm5``` | $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.005 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ $0.001 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ <br> $0.007 \% / \% \Delta \mathrm{~V}_{\mathrm{S}}$ max $0.007 \% / \% \Delta \mathrm{~V}_{\mathrm{S}} \max$ |
| TEMPERATURE COEFFICIENTS <br> Gain <br> Unipolar Offset <br> Bipolar Offset <br> Differential Linearity | $\begin{aligned} & \pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 8 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max \\ & \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\ & \hline \end{aligned}$ |
| CONVERSION TIME ${ }^{5,6}$ (max) <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & 1.8 \mu \mathrm{~s} \\ & 2.0 \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| PARALLEL OUTPUTS <br> Unipolar Code <br> Bipolar Code <br> Output Drive | Binary <br> Offset Binary/Twos Complement <br> 2 LSTTL Loads |
| SERIAL OUTPUTS (NRZ FORMAT) <br> Unipolar Code <br> Bipolar Code <br> Output Drive | Binary/Complementary Binary Offset Binary/Comp. Offset Binary 2 LSTTL Loads |
| END OF CONVERSION (EOC) Output Drive | Logic 1 During Conversion 8 LSTTL Loads |
| INTERNAL CLOCK ${ }^{7}$ Output Drive | 2 LSTTL Loads |
| INTERNAL REFERENCE <br> Voltage <br> Temperature Coefficient External Current | $\begin{aligned} & 10.000 \pm 100 \mathrm{mV} \text { typ } \\ & \pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \pm 1 \mathrm{~mA} \max \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS <br> Range for Rated Accuracy <br> Z Models ${ }^{8}$ <br> Supply Current +15 V <br> $-15 \mathrm{~V}$ <br> $+5 \mathrm{~V}$ <br> Power Dissipation | $\begin{aligned} & +4.75 \text { to }+5.25 \text { and } \pm 13.5 \text { to } \pm 16.5 \\ & +4.75 \text { to }+5.25 \text { and } \pm 11.4 \text { to } \pm 16.5 \\ & 5 \mathrm{~mA} \text { typ, } 8 \mathrm{~mA} \text { max } \\ & 22 \mathrm{~mA} \text { typ, } 35 \mathrm{~mA} \max \\ & 100 \mathrm{~mA} \text { typ, } 150 \mathrm{~mA} \text { max } \\ & 775 \mathrm{~mW} \text { typ } \end{aligned}$ |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \end{aligned}$ |

## NOTES (continued)

${ }^{6}$ Each grade is specified at the conversion speed shown.
${ }^{7}$ Externally adjustable by a resistor or capacitor. See Figure 8 for appropriate connections.
${ }^{8}$ For Z models, order AD579ZJN, AD579ZKN, or AD579ZTD.
${ }^{9}$ Available to MIL-STD-883, Level B. See ADI Military Products Databook for detailed specifications.
Specifications subject to change without notice.
REV. C

ORDERING GUIDE ${ }^{1}$

| Model | Resolution | Conversion <br> Speed | Temperature <br> Range | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| AD578JN (JD) | 12 Bits | $6.0 \mu \mathrm{~s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DH-32B |
| AD578KN (KD) | 12 Bits | $4.5 \mu \mathrm{~s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DH-32B |
| AD578LN (LD) | 12 Bits | $3.0 \mu \mathrm{~s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DH-32B |
| AD578SD | 12 Bits | $6.0 \mu \mathrm{~s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{DH}-32 \mathrm{~B}$ |
| AD578TD | 12 Bits | $4.5 \mu \mathrm{~s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{DH}-32 \mathrm{~B}$ |
| AD578SD/883B | 12 Bits | $6.0 \mu \mathrm{~s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DH-32B |
| AD578TD/883B | 12 Bits | $4.5 \mu \mathrm{~s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DH-32B |
| AD579JN | 10 Bits | $2.2 \mu \mathrm{~s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DH-32B |
| AD579KN | 10 Bits | $1.8 \mu \mathrm{~s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DH-32B |
| AD579TD | 10 Bits | $1.8 \mu \mathrm{~s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DH-32B |
| AD579TD/883B | 10 Bits | $1.8 \mu \mathrm{~s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DH-32B |

## NOTES

${ }^{1}$ For $\pm 12$ V operation Z Version, order AD578ZTD.
${ }^{2}$ DH $=$ Side Brazed Ceramic DIP.

## THEORY OF OPERATION

The AD578 is a complete pretrimmed 12-bit ADC that requires no external components to provide the successive approximation analog-to-digital conversion function. A block diagram of the AD578/AD579 is shown in Figure 1.


Figure 1. AD578/AD579 Functional Block Diagram and Pinout

When the control section is commanded to initiate a conversion, it enables the clock and resets the successive approximation register (SAR). The SAR, timed by the clock, sequences through the conversion cycle and returns an end-of-convert flag to the control section. The control section disables the clock and brings the output status flag low. The data bits are valid on the falling edge of the clock pulse starting with $\mathrm{t}_{1}$ and ending with $\mathrm{t}_{12}$ (Figures 2 a and 2b) and accurately represent the input signal to within $\pm 1 / 2$ LSB.

note
THE RISING EDGE OF CONVERT START PULSE RESETS THE MSB TO ZERO, AND THE LSBS TO ONE. THE TRAILING EDGE INITIATES CONVERSION.

Figure 2a. AD578 Timing Diagram


Figure 2b. AD579 Timing Diagram
The temperature-compensated buried Zener reference provides the primary voltage reference to the DAC and guarantees excellent stability with both time and temperature. The reference is trimmed to $10 \mathrm{~V} \pm 1.0 \%$; it is buffered and can supply up to 1 mA to an external load in addition to the current required to drive the reference input resistor ( 0.5 mA ) and bipolar offset resistor ( 1 mA ). The thin-film application resistors are trimmed to match the full-scale output current of the DAC. Two $5 \mathrm{k} \Omega$ input scaling resistors allow either a 10 V or a 20 V span. The $10 \mathrm{k} \Omega$ bipolar offset resistor is grounded for unipolar operation or connected to the 10 V reference for bipolar operation.

## UNIPOLAR CALIBRATION

The AD578/AD579 are intended to have a nominal 1/2 LSB offset so that the exact analog input for a given code will be in the middle of that code (halfway between the transitions to the codes above and below it). Thus, when properly calibrated, the first transition (from 000000000000 to 00000000 0001) will occur for an input level of $+1 / 2$ LSB.
If $\operatorname{Pin} 26$ is connected to $\operatorname{Pin} 30$, the unit will behave in this manner, within specifications. Refer to Table I, Table II, and Figure 3 for further clarification. If the offset trim (R1) is used, it should be trimmed as above, although a different offset can be set for a particular system requirement. This circuit will give approximately $\pm 25 \mathrm{mV}$ of offset trim range.
The full-scale trim is done by applying a signal $11 / 2$ LSB below the nominal full scale. Trim R2 to give the last transition (111111111110 to 1111111111111 ).


Figure 3. Unipolar Input Connections

Table I. AD578 Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges

| Analog Input-Volts (Center of Quantization Interval) |  |  |  | Digital Output Code (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges) |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | $0 \mathrm{~V} \text { to }+20 \mathrm{~V}$ <br> Range | $\begin{aligned} & -5 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | $\begin{aligned} & -10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | B1 B12 <br> (MSB) (LSB) |
| +9.9976 | +19.9951 | +4.9976 | +9.9951 | 11111111111111111 |
| +9.9952 | +19.9902 | +4.9952 | +9.9902 | 1111111111110 |
| - | - | - | - | - |
| - | - | - | - |  |
| +5.0024 | +10.0049 | +0.0024 | +0.0049 | 1000000000000001 |
| +5.0000 | +10.0000 | +0.0000 | +0.0000 | 100000000000 |
| - | - | - | - | - |
| - | - | - | - |  |
| +0.0024 | +0.0051 | -4.9976 | -9.9951 | 0000000000000001 |
| +0.0000 | +0.0000 | -5.0000 | -10.0000 | 000000000000 |

Table II. AD579 Digital Output Codes vs. Analog Input for Unipolar and Bipolar Ranges

| Analog Input-Volts (Center of Quantization Interval) |  |  |  | Digital Output Code <br> (Binary for Unipolar Ranges; Offset Binary for Bipolar Ranges) |
| :---: | :---: | :---: | :---: | :---: |
| $0 \mathrm{~V} \text { to }+10 \mathrm{~V}$ <br> Range | $0 \mathrm{~V} \text { to }+20 \mathrm{~V}$ <br> Range | $-5 \mathrm{~V} \text { to }+5 \mathrm{~V}$ <br> Range | $\begin{aligned} & -10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \text { Range } \end{aligned}$ | B1 B12 <br> (MSB) (LSB) |
| +9.9902 | +19.9804 | +4.9902 | +9.9804 | 11111111111111111 |
| +9.9804 | +19.9609 | +4.9804 | +9.9609 | 1111111111110 |
| - | - | - | - | - |
| $\bullet$ | $\bullet$ | - | - | - |
| +5.0097 | +10.0195 | +0.0097 | +0.0195 | 1000000000000001 |
| +5.0000 | +10.0000 | +0.0000 | +0.0000 | 100000000000 |
| - | - | - | - | - |
| $\bullet$ | - | - | - | - 0 - 0 |
| +0.0097 | +0.0195 | -4.9902 | -9.9804 | $\begin{array}{llllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1\end{array}$ |
| +0.0000 | +0.0000 | -5.0000 | -10.0000 | 000000000000 |

## BIPOLAR OPERATION

The connections for bipolar ranges are shown in Figure 4. Again, as for the unipolar ranges, if the offset and gain specifications are sufficient, the $100 \Omega$ trimmer shown can be replaced by a $50 \Omega \pm 1 \%$ fixed resistor. The analog input is applied as for the unipolar ranges. Bipolar calibration is similar to unipolar calibration. First, a signal 1/2 LSB above negative full scale is applied, and R1 is trimmed to give the first transition (0000 00000000 to 000000000001 ). A signal $11 / 2$ LSB below positive full scale is applied and R2 trimmed to give the last transition (111111111110 to 111111111111 ).


Figure 4. Bipolar Input Connections

## LAYOUT CONSIDERATIONS

Many data acquisition components have two or more ground pins that are not connected together within the device. These grounds are usually referred to as the logic power return, analog common (analog power return), and analog signal ground. These grounds must be tied together at one point, usually at the system power supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD578 or AD579. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way, supply currents and logic-gate return currents are not summed into the same return path as analog signals, where they would cause measurement errors.


Figure 5. Basic Bypassing Practice
Each of the AD578 or AD579 supply terminals should be capacitively decoupled as close to the ADC as possible. A large value capacitor such as $10 \mu \mathrm{~F}$ in parallel with a $0.1 \mu \mathrm{~F}$ capacitor is usually sufficient. Analog supplies are bypassed to the analog power return pin and the logic supply is bypassed to the digital GND pin.
To minimize noise, the reference output ( $\operatorname{Pin} 24$ ) should be decoupled by a $6.8 \mu \mathrm{~F}$ capacitor to Pin 30.

## CLOCK RATE CONTROL

The internal clock is preset to a nominal conversion time of $5.6 \mu \mathrm{~s}$ (AD578) or $4.8 \mu \mathrm{~s}$ (AD579). It can be adjusted for either faster or slower conversion rates. For faster conversions, connect the appropriate $1 \%$ resistor between Pins 17 and 18 and short Pin 18 to Pin 19 (see Figures 6, 7, and 8).
For slower conversions (AD578 only), connect a capacitor between Pins 15 and 17.

Note that the No Missing Code operation is not guaranteed when operating in this mode if a particular grade's conversion speed specification is exceeded.


Figure 6. AD578 Clock Rate Control Connection


Figure 7. AD578 Conversion Times vs. $R$ or $C$ Values


Figure 8. AD579 Clock Rate Control Connection
Short Cycle Input-A short cycle input, Pin 14, permits the timing cycle to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applications not requiring the full 10-bit (AD579) or 12-bit (AD578) resolution. Short cycle pin connections and associated conversion times are summarized in Tables III and IV.

Table III. AD578 Short Cycle Connections

| For Resolution Bit | Connect <br> Pin $\mathbf{1 4}$ to | Conversion Speed <br> $(\boldsymbol{\mu s})$ |
| :--- | :--- | :--- |
| 12 | Pin 16 | 3 |
| 10 | Pin 2 | 2.5 |
| 8 | Pin 4 | 2 |

Table IV. AD579 Short Cycle Connections

| For Resolution Bit | Connect <br> Pin 14 to | Conversion Speed <br> $(\boldsymbol{\mu s})$ |
| :--- | :--- | :--- |
| 10 | Pin 2 | 1.8 |
| 8 | Pin 4 | 1.5 |

External Clock-An external clock may be connected directly to the clock input, Pin 19. When operating in this mode, the convert start should be held high for a minimum of one clock period in order to reset the SAR and synchronize the conversion cycle. A positive-going pulse width of 100 ns to 200 ns will provide a continuous string of conversions that start on the first rising edge of the external clock after the EOC output has gone low.
External Buffer Amplifier-In applications where the AD578 or AD579 is to be driven from high impedance sources or directly from an analog multiplexer, a fast slewing, wideband op amp like the AD711 should be used (see Figure 9).


Figure 9. Input Buffer

## OUTLINE DIMENSIONS

## 32-Lead Side Brazed Ceramic DIP [SBDIP/H] (DH-32B)

Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## Revision History

Location Page10/03-Data Sheet changed from REV. B to REV. C
Change analog-to-digital converter to ADC Universal
Replaced OUTLINE DIMENSIONS ..... 10
3/03-Data Sheet changed from REV. A to REV. B
Added text to GENERAL DESCRIPTION ..... 1
Reformatted SPECIFICATIONS ..... 2
Renumbered Figures 6-9 ..... 9
Updated OUTLINE DIMENSIONS ..... 10


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700
    www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

